# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

## General Description

The MAX4355 is a $16 \times 16$ highly integrated video crosspoint switch matrix with input and output buffers. This device operates from dual $\pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supplies or from a single +5 V supply. Digital logic is supplied from an independent single +2.7 V to +5.5 V supply. All inputs and outputs are buffered, with all outputs able to drive standard $75 \Omega$ reverse-terminated video loads.
The switch matrix configuration and output buffer gain are programmed through an $\mathrm{SPI} I^{T M} / \mathrm{QSPI}^{T \mathrm{M}}$-compatible, 3 -wire serial interface and initialized with a single update signal. The unique serial interface operates in two modes facilitating both fast updates and initialization. On power-up, all outputs are initialized in the disabled state to avoid output conflicts in large-array configurations.
Superior flexibility, high integration, and space-saving packaging make this nonblocking switch matrix ideal for routing video signals in security and video-ondemand systems.
The MAX4355 is available in a 100-pin TQFP package and specified over an extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

Applications
Security Systems
Video Routing
Video-on-Demand Systems
Typical Operating Circuit


SPI and QSPI are trademarks of Motorola, Inc.

Features

- $16 \times 16$ Nonblocking Matrix with Buffered Inputs and Outputs
- Operates from $\pm 3 \mathrm{~V}, \pm 5 \mathrm{~V}$, or +5 V Supplies
- Individually Programmable Output Buffer Gain ( $\mathrm{A} v=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$ )
- High-Impedance Output Disable for Wired-OR Connections
- 0.1 dB Gain Flatness to 14 MHz
- -62dB Crosstalk, -110dB Isolation at 6 MHz
- $0.02 \% / 0.12^{\circ}$ Differential Gain/Differential Phase Error
- Low 195mW Power Consumption (0.76mW per Point)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX4355ECQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100 TQFP |

Pin Configuration appears at end of data sheet.
Functional Diagram


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## ABSOLUTE MAXIMUM RATINGS

```
Analog Supply Voltage (VCC - VEE).\(+11 \mathrm{~V}\)
Digital Supply Voltage (VDD - DGND) .................................................
Analog Supplies to Analog Ground
( \(V_{C C}-A G N D\) ) and (AGND \(-V_{F E}\) )
``` \(\qquad\)
``` Analog Ground to Digital Ground .........................-0.3V to +0.3 V
IN_ Voltage Range .......................... (VCC +0.3 V ) to ( \(\mathrm{V}_{\mathrm{EE}}-0.3 \mathrm{~V}\) ) OUT_ Short-Circuit Duration to AGND, VCC, or VEE......Indefinite SCLK \(\bar{K}, \overline{C E}\), UPDATE, MODE, A_, DIN, DOUT,
RESET, AOUT
( \(V_{D D}+0.3 V\) ) to (DGND - 0.3V)
```

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N_{-}}=0, R_{L}=150 \Omega\right.$ to AGND, and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | $\begin{aligned} & V_{C C}- \\ & V_{E E} \end{aligned}$ | Guaranteed by PSRR test | 4.5 |  | 10.5 | V |
| Logic-Supply Voltage Range | $V_{D D} \text { to }$ DGND |  | 2.7 |  | 5.5 | V |
| Gain (Note 1) | Av | $\begin{aligned} & \left(V_{E E}+2.5 \mathrm{~V}\right)<\mathrm{V}_{I N_{-}}<\left(\mathrm{V}_{C C}-2.5 \mathrm{~V}\right), \\ & \mathrm{AV}^{2}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | 0.97 | 0.995 | 1 | V/V |
|  |  | $\begin{aligned} & \left(V_{E E}+2.5 \mathrm{~V}\right)<\mathrm{V}_{I N_{-}}<\left(\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right), \\ & \mathrm{AV}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | 0.99 | 0.999 | 1 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+3.75 \mathrm{~V}\right)<\mathrm{V}_{I N}<\left(\mathrm{V}_{C C}-3.75 \mathrm{~V}\right), \\ & \mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | 1.92 | 1.996 | 2.08 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+3.75 \mathrm{~V}\right)<\mathrm{V}_{I N}<\left(\mathrm{V}_{\mathrm{CC}}-3.75 \mathrm{~V}\right), \\ & \mathrm{AV}^{2}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | 1.94 | 2.008 | 2.06 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+1 V\right)<V_{I N}<\left(V_{C C}-1.2 V\right), \\ & A V=+1 V / N, R L=10 k \Omega \end{aligned}$ | 0.95 | 0.994 | 1 |  |
| Gain Matching (Channel to Channel) |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 0.5 | 1.5 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.5 | 2 |  |

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$ (continued)

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Coefficient of Gain | TCAV |  |  | 10 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | VIN_ | $A \mathrm{~V}=+1 \mathrm{~V} / \mathrm{V}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $V_{E E}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 1.2 \end{gathered}$ | V |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 2.5 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 2.5 \end{gathered}$ |  |
|  |  | $A \mathrm{~V}=+2 \mathrm{~V} / \mathrm{V}$ | $R \mathrm{~L}=10 \mathrm{k} \Omega$ | $\begin{gathered} V_{E E}+ \\ 3 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 3.1 \end{gathered}$ |  |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} \text { VEE }+ \\ 3.75 \end{gathered}$ |  | $\begin{aligned} & \text { VCC - } \\ & 3.75 \end{aligned}$ |  |
| Output Voltage Range | Vout | $R \mathrm{~L}=10 \mathrm{k} \Omega$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 1.2 \end{gathered}$ | V |
|  |  | $R \mathrm{~L}=150 \Omega$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}^{+} \\ 2.5 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 2.5 \end{gathered}$ | V |
| Input Bias Current | IB |  |  |  | 4 | 11 | $\mu \mathrm{A}$ |
| Input Resistance | RIN_ | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  | 10 |  | $\mathrm{M} \Omega$ |
| Output Offset Voltage | VofFSET | $A_{V}=+1 \mathrm{~V} / \mathrm{V}$ |  |  | $\pm 5$ | $\pm 20$ | mV |
|  |  | $\mathrm{A}^{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ |  |  | $\pm 10$ | $\pm 40$ |  |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{R}_{\mathrm{L}}=1 \Omega$ |  |  | $\pm 40$ |  | mA |
| Enabled Output Impedance | ZOUT | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN }} \ll\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{VOUT}_{-}<(\mathrm{VCC}-1.2 \mathrm{~V})$ |  |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V}<\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {EE }}\right)<10.5 \mathrm{~V}$ |  | 60 | 70 |  | dB |
| Quiescent Supply Current | Icc | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 | 150 | mA |
|  |  |  | Outputs enabled |  |  | 175 |  |
|  |  |  | Outputs disabled |  | 55 | 75 |  |
|  | Iee | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 95 | 150 |  |
|  |  |  | Outputs enabled |  |  | 175 |  |
|  |  |  | Outputs disabled |  | 50 | 75 |  |
|  | IDD |  |  |  | 4 | 8 |  |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 \mathrm{~V}$

$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to AGND, and $T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | $\begin{aligned} & \mathrm{V}_{C C}- \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | Guaranteed by PSRR test |  | 4.5 |  | 10.5 | V |
| Logic-Supply Voltage Range | VDD to DGND |  |  | 2.7 |  | 5.5 | V |
| Gain (Note 1) | Av | $\begin{aligned} & \left(V_{E E}+1 V\right)<V_{I N_{-}}<\left(V_{C C}-1.2 V\right), \\ & A V=+1 V / V, R_{L}=150 \Omega \end{aligned}$ |  | 0.94 | 0.983 | 1 | V/V |
|  |  | $\begin{aligned} & \left(V_{E E}+1 V\right)<V_{I N_{-}}<\left(V_{C C}-1.2 V\right), \\ & A V=+1 V / V, R_{L}=10 \mathrm{k} \Omega \end{aligned}$ |  | 0.96 | 0.993 | 1 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+2 V\right)<V_{I N} \ll\left(V_{C C}-2.1 V\right), \\ & A V=+2 V / V, R_{L}=150 \Omega \end{aligned}$ |  | 1.92 | 1.985 | 2.08 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+2 V\right)<V_{I N}-<\left(V_{C C}-2.1 V\right), \\ & A V=+2 V / N, R_{L}=10 k \Omega \end{aligned}$ |  | 1.94 | 2.000 | 2.06 |  |
| Gain Matching (Channel to Channel) |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | 0.5 | 1.5 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.5 | 2 |  |
| Temperature Coefficient of Gain | TCAV |  |  |  | 10 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | $\mathrm{V}_{1} \mathrm{~N}_{-}$ | $A \mathrm{~V}=+1 \mathrm{~V} / \mathrm{V}$ | $R \mathrm{~L}=10 \mathrm{k} \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} V_{C C}- \\ 1.2 \end{gathered}$ | V |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 1.2 \end{gathered}$ |  |
|  |  | $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ | $R \mathrm{~L}=10 \mathrm{k} \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 2 \end{gathered}$ |  | $\begin{gathered} V_{C C}- \\ 2.1 \end{gathered}$ |  |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 2 \end{gathered}$ |  | $\begin{gathered} V_{C C}- \\ 2.1 \end{gathered}$ |  |
| Output Voltage Range | Vout | $R \mathrm{~L}=10 \mathrm{k} \Omega$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} V_{C C}- \\ 1.2 \end{gathered}$ | V |
|  |  | $R L=150 \Omega$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} V_{C C}- \\ 1.2 \end{gathered}$ |  |
| Input Bias Current | IB |  |  |  | 4 | 11 | $\mu \mathrm{A}$ |
| Input Resistance | RIN | $\left(V_{E E}+1 \mathrm{~V}\right)<$ | cc-1.2V) |  | 10 |  | $\mathrm{M} \Omega$ |
| Output Offset Voltage | VofFSET | $\mathrm{A}^{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  |  | $\pm 5$ | $\pm 20$ | mV |
|  |  | $A V=+2 \mathrm{~V} / \mathrm{V}$ |  |  | $\pm 10$ | $\pm 40$ |  |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 V$ (continued)
$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to AGND, and $T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{RL}=1 \Omega$ |  |  | $\pm 40$ |  | mA |
| Enabled Output Impedance | Zout | $\left(V_{E E}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\text {EE }}+1 \mathrm{~V}\right)<\mathrm{VOUT}_{-}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | 4.5 V < $\left(\mathrm{V}_{C C}-\mathrm{V}_{\text {EE }}\right)<10.5 \mathrm{~V}$ |  | 60 | 75 |  | dB |
| Quiescent Supply Current | ICC | $R \mathrm{~L}=\infty$ | Outputs enabled |  | 80 |  | mA |
|  |  |  | Outputs disabled |  | 40 |  |  |
|  | IeE | $R \mathrm{~L}=\infty$ | Outputs enabled |  | 75 |  |  |
|  |  |  | Outputs disabled |  | 35 |  |  |
|  | IDD |  |  |  | 4 |  |  |

## DC ELECTRICAL CHARACTERISTICS-SINGLE SUPPLY +5V

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N}=+1.75 \mathrm{~V}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | VCC | Guaranteed by PSRR test |  | 4.5 |  | 5.5 | V |
| Logic-Supply Voltage Range | $\begin{aligned} & \hline \text { VDD to } \\ & \text { DGND } \end{aligned}$ |  |  | 2.7 |  | 5.5 | V |
| Gain (Note 1) | Av | $\begin{aligned} & \left(V_{E E}+1 V\right)<V_{I N}<\left(V_{C C}-2.5 \mathrm{~V}\right), \\ & A V=+1 V / N, R_{L}=150 \Omega \end{aligned}$ |  | 0.94 | 0.995 | 1 | V/V |
|  |  | $\begin{aligned} & \left(V_{E E}+1 V\right)<V_{I N}<\left(V_{C C}-1.2 V\right), \\ & A V=+1 V / N, R_{L}=10 \mathrm{k} \Omega \end{aligned}$ |  | 0.94 | 0.995 | 1 |  |
| Gain Matching (Channel to Channel) |  | $\mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | 0.5 | 3 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.5 | 3 |  |
| Temperature Coefficient of Gain | TCAV |  |  |  | 10 |  | $\overline{\mathrm{ppm} /}$ ${ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | VIN | $A \mathrm{~V}=+1 \mathrm{~V} / \mathrm{V}$ | $R \mathrm{~L}=10 \mathrm{k} \Omega$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{EE}} \\ & +1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -1.2 \\ & \hline \end{aligned}$ | V |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} V_{E E} \\ +1 \\ \hline \end{gathered}$ |  | $\begin{aligned} & V_{C C} \\ & -2.5 \\ & \hline \end{aligned}$ |  |

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

DC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V (continued)
$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=+1.75 \mathrm{~V}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{RL}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Range | Vout | $\mathrm{AV}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}} \\ & +1 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{VCC} \\ & -1.2 \\ & \hline \end{aligned}$ | V |
|  |  | $A V=+1 V / V, R_{L}=150 \Omega$ |  |  | $\mathrm{V}_{\mathrm{EE}}$ |  | $\begin{aligned} & \mathrm{VCC} \\ & -2.5 \end{aligned}$ |  |
| Input Bias Current | IB |  |  |  |  | 4 | 11 | $\mu \mathrm{A}$ |
| Input Resistance | RIN | $\mathrm{V}_{\text {EE }}+1 \mathrm{~V}<\mathrm{V}_{\text {IN_ }}<\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}$ |  |  |  | 10 |  | $\mathrm{M} \Omega$ |
| Output Offset Voltage | VofFSET | $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ |  |  |  | $\pm 10$ | $\pm 40$ | mV |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{R}_{\mathrm{L}}=1 \Omega$ |  |  |  | $\pm 35$ |  | mA |
| Enabled Output Impedance | Zout | $\left(\mathrm{V}_{\text {EE }}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\text {EE }}+1 \mathrm{~V}\right)<\mathrm{VOUT}_{-}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & 4.5 \mathrm{~V}<\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right) \\ & <5.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 50 | 65 |  | dB |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 35 |  |  |  |
| Quiescent Supply Current | IcC | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$Outputs disabled |  |  | 80 |  | mA |
|  |  |  |  |  |  | 35 |  |  |
|  | IEE | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  |  | 75 |  |  |
|  |  |  | Outputs disabled |  |  | 30 |  |  |
|  | IDD |  |  |  |  | 4 |  |  |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## LOGIC-LEVEL CHARACTERISTICS

$\left(V_{C C}-V_{E E}\right)=+4.5 \mathrm{~V}$ to $+10.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage High Level | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$ |  | 3 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  | 2 |  |  |  |
| Input Voltage Low Level | VIL | $V_{\text {DD }}=+5.0 \mathrm{~V}$ |  |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  |  |  | 0.6 |  |
| Input Current High Level | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{1}>2 \mathrm{~V}$ | Excluding $\overline{\text { RESET }}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\overline{\text { RESET }}$ | -30 | -20 |  |  |
| Input Current Low Level | IIL | $\mathrm{V}_{1}<1 \mathrm{~V}$ | Excluding $\overline{\text { RESET }}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | RESET | -300 | -235 |  |  |
| Output Voltage High Level | VOH | ISOURCE $=1 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=+5 \mathrm{~V}$ |  | 4.7 | 4.9 |  | V |
|  |  | ISOURCE $=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  | 2.7 | 2.9 |  |  |
| Output Voltage Low Level | Vol | $\mathrm{IS}_{\text {IINK }}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |  |  | 0.1 | 0.3 | V |
|  |  | $\mathrm{ISINK}^{\text {a }} 1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  |  | 0.1 | 0.3 |  |
| Output Current High Level | IOH | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+4.9 \mathrm{~V}$ |  | 1 | 4 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+2.7 \mathrm{~V}$ |  | 1 | 8 |  |  |
| Output Current Low Level | IOL | $V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+0.1 \mathrm{~V}$ |  | 1 | 4 |  | mA |
|  |  | $V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+0.3 \mathrm{~V}$ |  | 1 | 8 |  |  |

## AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$

$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I} \mathrm{N}_{-}}=0, \mathrm{RL}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | VOUT $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 110 |  | MHz |
|  |  |  | $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ | 78 |  |  |
| Medium-Signal -3dB Bandwidth | $\mathrm{BW}_{\text {MS }}$ | VOUT_ $=200 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 80 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 75 |  |  |
| Large-Signal -3dB Bandwidth | BWLS | Vout_ = 2Vp-p | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 40 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 50 |  |  |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | VOUT $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ | 14 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 11 |  |  |
| Medium-Signal 0.1dB Bandwidth | BW0.1dB-MS | Vout_ $=200 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ | 14 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 11 |  |  |
| Large-Signal 0.1dB Bandwidth | BW0.1dB-LS | Vout_ $=2 \mathrm{Vp}-\mathrm{p}$ | $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ | 14 |  | MHz |
|  |  |  | $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ | 11 |  |  |
| Slew Rate | SR | Vout_ $=2 \mathrm{~V}$ step, $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ |  | 150 |  | V/us |
|  |  | Vout_ $=2 \mathrm{~V}$ step, $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ |  | 150 |  |  |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$ (continued)
$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Settling Time | ts 0.1\% | Vout_ $=0$ to 2V step |  | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 60 |  | ns |
|  |  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 60 |  |  |
| Switching Transient (Glitch) (Note 3) |  | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ |  |  | 50 |  | mV |
|  |  | $\mathrm{A} V=+2 \mathrm{~V} /$ |  |  | 45 |  |  |
| AC Power-Supply Rejection Ratio |  | $\mathrm{f}=100 \mathrm{kH}$ |  |  | 70 |  | dB |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 68 |  |  |
| Differential Gain Error (Note 4) |  | $R \mathrm{~L}=1 \mathrm{k} \Omega$ |  |  | 0.002 |  | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.02 |  |  |
| Differential Phase Error <br> (Note 4) |  | $R \mathrm{~L}=1 \mathrm{k} \Omega$ |  |  | 0.02 |  | degrees |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.12 |  |  |
| Crosstalk, All Hostile |  | $\mathrm{f}=6 \mathrm{MHz}$ |  |  | -62 |  | dB |
| Off-Isolation, Input to Output |  | $\mathrm{f}=6 \mathrm{MHz}$ |  |  | -110 |  | dB |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{BW}=6 \mathrm{MHz}$ |  |  | 73 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Input Capacitance | CIN |  |  |  | 5 |  | pF |
| Disabled Output Capacitance |  | Amplifier in disable mode |  |  | 3 |  | pF |
| Capacitive Load at 3dB Output Peaking |  |  |  |  | 30 |  | pF |
|  |  | $f=6 \mathrm{MHz}$ |  | t enabled | 3 |  | , |
| Output Impedance | Zout | $f=6 \mathrm{MHz}$ |  | t disabled | 4k |  | $\Omega$ |

## AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 \mathrm{~V}$

$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | VOUT_ $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 110 |  | MHz |
|  |  |  | $\mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ | 70 |  |  |
| Medium-Signal -3dB Bandwidth | BWMS | Vout_ $=200 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 110 |  | MHz |
|  |  |  | $\mathrm{A}_{\mathrm{V}} \mathrm{l}=+2 \mathrm{~V} / \mathrm{V}$ | 70 |  |  |
| Large-Signal -3dB Bandwidth | BWLS | Vout_ = 2Vp-p | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 32 |  | MHz |
|  |  |  | $\mathrm{A}_{\mathrm{V}} \mathrm{l}=+2 \mathrm{~V} / \mathrm{V}$ | 38 |  |  |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | Vout_ $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 12 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 12 |  |  |
| Medium-Signal 0.1dB Bandwidth | BW0.1dB-MS | Vout_ $=200 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A}_{\mathrm{V}} \mathrm{l}=+1 \mathrm{~V} / \mathrm{V}$ | 12 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 12 |  |  |
| Large-Signal 0.1dB Bandwidth | BW0.1dB-LS | VOUT_ $=2 \mathrm{Vp}-\mathrm{p}$ | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ | 12 |  | MHz |
|  |  |  | $\mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ | 12 |  |  |

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 V$ (continued)

$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to $A G N D, A V=+1 V / N$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR | Vout_ = 2V step, $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  | 125 |  |  |
|  |  | $\mathrm{V}_{\text {OUT_ }}=2 \mathrm{~V}$ step, $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ |  | 125 |  |  |
| Settling Time | ts 0.1\% | $\mathrm{V}_{\mathrm{O}}=0$ to 2 V step | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 60 |  | ns |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 60 |  | ns |
| Switching Transient (Glitch) (Note 3) |  | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ |  | 20 |  | mV |
|  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ |  | 20 |  |  |
| AC Power-Supply Rejection Ratio |  | $\mathrm{f}=100 \mathrm{kHz}$ |  | 72 |  |  |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  | 71 |  |  |
| Differential Gain Error (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.02 |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.15 |  |  |
| Differential Phase Error (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.05 |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.2 |  | grees |
| Crosstalk, All Hostile |  | $\mathrm{f}=6 \mathrm{MHz}$ |  | -63 |  | dB |
| Off-Isolation, Input to Output |  | $\mathrm{f}=6 \mathrm{MHz}$ |  | -112 |  | dB |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{BW}=6 \mathrm{MHz}$ |  | 73 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Input Capacitance | $\mathrm{ClN}_{\sim}$ |  |  | 5 |  | pF |
| Disabled Output Capacitance |  | Amplifier in disable mode |  | 3 |  | pF |
| Capacitive Load at 3dB Output Peaking |  |  |  | 30 |  | pF |
| Output Impedance | ZOUT | $\mathrm{f}=6 \mathrm{MHz}$ | Output enabled | 3 |  |  |
|  |  |  | Output disabled | 4k |  | $\Omega$ |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## AC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V

$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=1.75 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | $\mathrm{VOUT}_{-}=20 \mathrm{mVp}-\mathrm{p}$ |  | 100 |  | MHz |
| Medium-Signal -3dB Bandwidth | BWMS | Vout_ $=200 \mathrm{mVp}-\mathrm{p}$ |  | 100 |  | MHz |
| Large-Signal -3dB <br> Bandwidth | BWLS | Vout_ $=1.5 \mathrm{Vp}-\mathrm{p}$ |  | 40 |  | MHz |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | Vout $=20 \mathrm{mVp}-\mathrm{p}$ |  | 10 |  | MHz |
| Medium-Signal 0.1dB Bandwidth | BW0.1dB-MS | Vout_ $=200 \mathrm{mVp}-\mathrm{p}$ |  | 12 |  | MHz |
| Large-Signal 0.1 dB Bandwidth | BW0.1dB-LS | VOUT_ $=1.5 \mathrm{Vp}-\mathrm{p}$ |  | 14 |  | MHz |
| Slew Rate | SR | Vout_ $=2 \mathrm{~V}$ step, $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ |  | 100 |  | V/us |
| Settling Time | ts 0.1\% | Vout_ = 0 to 2 V step |  | 60 |  | ns |
| Switching Transient (Glitch) |  |  |  | 25 |  | mV |
| AC Power-Supply Rejection Ratio |  | $\mathrm{f}=100 \mathrm{kHz}$ |  | 70 |  | dB |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  | 69 |  |  |
| Differential Gain Error <br> (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.1 |  | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.2 |  |  |
| Differential Phase Error <br> (Note 4) |  | $R_{L}=1 \mathrm{k} \Omega$ |  | 0.05 |  | degrees |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.2 |  |  |
| Crosstalk, All Hostile |  | $\mathrm{f}=6 \mathrm{MHz}$ |  | -63 |  | dB |
| Off-Isolation, Input to Output |  | $f=6 \mathrm{MHz}$ |  | -110 |  | dB |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{BW}=6 \mathrm{MHz}$ |  | 73 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Input Capacitance | $\mathrm{ClN}_{\sim}$ |  |  | 5 |  | pF |
| Disabled Output Capacitance |  | Amplifier in disable mode |  | 3 |  | pF |
| Capacitive Load at 3dB Output Peaking |  |  |  | 30 |  | pF |
| Output Impedance | Zout | $\mathrm{f}=6 \mathrm{MHz}$ | Output enabled | 3 |  | $\Omega$ |
|  |  |  | Output disabled | 4k |  |  |

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## SWITCHING CHARACTERISTICS

$\left(\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)=+4.5 \mathrm{~V}\right.$ to $+10.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{DGND}=\mathrm{AGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0$ for dual supplies, $\mathrm{V}_{I N}=+1.75 \mathrm{~V}$ for single supply, $R_{L}=150 \Omega$ to $A G N D, C_{L}=100 p F, A_{V}=+1 V / V$, and $T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay: UPDATE to Video Out | tPdUdVo | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ step |  | 200 | 450 | ns |
| Delay: UPDATE to $\overline{\text { AOUT }}$ | tPdUdAo | $\begin{aligned} & \text { MODE }=0 \text {, time to } \overline{\text { AOUT }}=\text { low after } \\ & \overline{\text { UPDATE }}=\text { low } \end{aligned}$ |  | 30 | 200 | ns |
| Delay: SCLK to DOUT Valid | tPdDo | Logic state change in DOUT on active SCLK edge |  | 30 | 200 | ns |
| Delay: Output Disable | tPdHOe | VOUT $=0.5 \mathrm{~V}, 1 \mathrm{k} \Omega$ pulldown to AGND |  | 300 | 800 | ns |
| Delay: Output Enable | tPdLOe | Output disabled, $1 \mathrm{k} \Omega$ pulldown to AGND , $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  | 200 | 800 | ns |
| Setup: $\overline{\mathrm{CE}}$ to SCLK | tsuce |  |  |  | 100 | ns |
| Setup: DIN to SCLK | tsubi |  | 100 |  |  | ns |
| Hold Time: SCLK to DIN | thdDi |  | 100 |  |  | ns |
| Minimum High Time: SCLK | tMnHCk |  | 100 |  |  | ns |
| Minimum Low Time: SCLK | tMnLCk |  | 100 |  |  | ns |
| Minimum Low Time: UPDATE | tMnLUd |  | 100 |  |  | ns |
| Setup Time: UPDATE to SCLK | tSuHUd | Rising edge of UPDATE to falling edge of SCLK | 100 |  |  | ns |
| Hold Time: SCLK to UPDATE | thdHUd | Falling edge of SCLK to falling edge of UPDATE | 100 |  |  | ns |
| Setup Time: MODE to SCLK | tSuMd | Minimum time from clock edge to MODE with valid data clocking | 100 |  |  | ns |
| Hold Time: MODE to SCLK | tHdMd | Minimum time from clock edge to MODE with valid data clocking | 100 |  |  | ns |
| Minimum Low Time: $\overline{\text { RESET }}$ | tMnLRst |  |  |  | 300 | ns |
| Delay: RESET | tPdRst | $10 \mathrm{k} \Omega$ pulldown to $\mathrm{AGND}, 0.5 \mathrm{~V}$ step |  |  | 600 | ns |

Note 1: Associated output voltage may be determined by multiplying the input voltage by the specified gain (Av) and adding output offset voltage.
Note 2: Logic-level characteristics apply to the following pins: DIN, DOUT, SCLK, $\overline{C E}, \overline{U P D A T E}, \overline{R E S E T}, \mathrm{~A} 3-A 0, M O D E, ~ a n d ~ A O U T . ~$
Note 3: Switching transient settling time is guaranteed by the settling time (ts) specification. Switching transient is a result of updating the switch matrix.
Note 4: Input test signal: 3.58 MHz sine wave of amplitude 40IRE superimposed on a linear ramp ( 0 to 100IRE). IRE is a unit of video-signal amplitude developed by the International Radio Engineers: 140 IRE $=1.0 \mathrm{~V}$.
Note 5: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature limits are guaranteed by design.

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

Symbol Definitions

| SYMBOL | TYPE | DESCRIPTION |
| :---: | :--- | :--- |
| Ao | Signal | Address Valid Flag <br> $(\overline{\text { AOUT }})$ |
| Ce | Signal | Clock Enable ( $\overline{\text { CE }) ~}$ |
| Ck | Signal | Clock (SCLK) |
| Di | Signal | Serial Data In (DIN) |
| Do | Signal | Serial Data Output <br> (DOUT) |
| Md | Signal | MODE |
| Oe | Signal | Output Enable |
| Rst | Signal | Reset Input ( $\overline{\text { RESET) }}$ |
| Ud | Signal | $\overline{\text { UPDATE }}$ |
| Vo | Signal | Video Out (OUT) |
| H | Property | High- or Low-to-High <br> Transition |
| Hd | Property | Hold |
| Mn | Property | Low- or High-to-Low <br> Transition |
| Mx | Property | Minimum |
| Pd | Property | Propagation Delay |
| Su | Property | Setup |
| Tr | Property | Transition |
| W | Property | Width |

- All parameters with time units are given a "t" designation, with appropriate subscript modifiers.
- Propagation delays for clocked signals are from the active edge of clock.
- Propagation delay for level-sensitive signals is from input to output at the $50 \%$ point of a transition.
- Setup and hold times are measured from the $50 \%$ point of signal transition to the $50 \%$ point of the clocking signal transition.
- Setup time refers to any signal that must be stable before the active clock edge, even if the signal is not latched or clocked itself.
- Hold time refers to any signal that must be stable during and after active clock edge, even if the signal is not latched or clocked.
- Propagation delays to unobservable internal signals are modified to setup and hold designations applied to observable I/O signals.


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 1. Timing Diagram

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

$\ldots \quad$ Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$ (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics-Dual Supplies $\mathbf{\pm 5 V}$ (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I} \mathrm{N}_{-}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




POWER-SUPPLY REJECTION RATIO
vs. FREQUENCY


LARGE-SIGNAL PULSE RESPONSE


25ns/div


INPUT VOLTAGE NOISE vs. FREQUENCY


MEDIUM-SIGNAL PULSE RESPONSE


25ns/div


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$ (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


DIFFERENTIAL GAIN AND PHASE





DIFFERENTIAL GAIN AND PHASE
( $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ )



MEDIUM-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $C_{L}=30 \mathrm{pF}, \mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ )



LARGE-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $\left.C_{L}=30 \mathrm{pF}, \mathrm{Al}_{\mathrm{v}}=+1 \mathrm{~V} / \mathrm{V}\right)$


MEDIUM-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $C_{L}=30 \mathrm{pF}, \mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ )


## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$ (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}_{-}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics-Dual Supplies $\pm 3 V$

$\left(\mathrm{V}_{\mathrm{CC}}=+3 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers


$\left(\mathrm{V}_{\mathrm{CC}}=+3 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics-Dual Supplies $\pm 3 V$ (continued)

$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega$ to $A G N D$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## $\ldots$ Typical Operating Characteristics—Dual Supplies $\pm 3 V$ (continued)

$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N_{-}}=0, R_{L}=150 \Omega$ to $A G N D$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





OUTPUT
500mV/div


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 3 \mathrm{~V}$ (continued)
$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N_{-}}=0, R_{L}=150 \Omega$ to $A G N D$, and $T_{A}=+25^{\circ} C$, unless otherwise noted.)



## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers


$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}^{2}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



MEDIUM-SIGNAL FREQUENCY RESPONSE






## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

__Typical Operating Characteristics—Single Supply +5V (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


ENABLED OUTPUT IMPEDANCE
vs. FREQUENCY


POWER-SUPPLY REJECTION RATIO vs. FREQUENCY


CROSSTALK vs. FREQUENCY


DISABLED OUTPUT IMPEDANCE
vs. FREQUENCY



DISTORTION vs. FREQUENCY


OFF-ISOLATION vs. FREQUENCY


LARGE-SIGNAL PULSE RESPONSE


## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics-Single Supply +5V (continued)

$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


25ns/div


DIFFERENTIAL GAIN AND PHASE
( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ )



SWITCHING TIME


20ns/div


DIFFERENTIAL GAIN AND PHASE
( $\mathrm{L}_{\mathrm{L}}=1 \mathrm{k} \Omega$ )



## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics-Single Supply +5V (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{VIN}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}^{2}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,3,5,7,9,11,13,15 \\ 17,19,21,23 \end{gathered}$ | IN4-IN15 | Buffered Analog Inputs |
| $\begin{gathered} 2,4,6,8,10,12,14,16, \\ 45,46,82,83,84,91 \\ 93,95,97 \end{gathered}$ | AGND | Analog Ground |
| 18, 20, 22, 24 | A3-A0 | Address Programming Inputs. Connect to DGND or VDD to select the address for Individual Output Address Mode (see Table 3). |
| $25,47,51,55,59,63$ $67,71,75,81$ | VCC | Positive Analog Supply. Bypass each pin with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Connect a single $10 \mu \mathrm{~F}$ capacitor from one $\mathrm{V}_{\mathrm{Cc}}$ pin to AGND . |
| $\begin{gathered} 26,27,38-44,76,77 \\ 85-89,99,100 \end{gathered}$ | N.C. | No Connection. Not internally connected. Connect to AGND. |
| 28 | DOUT | Serial Data Output. In Complete Matrix Mode, data is clocked through the 96-bit Matrix Control shift register. In Individual Output Address Mode, data at DIN passes directly to DOUT. |
| 29 | DGND | Digital Ground |
| 30 | $\overline{\text { AOUT }}$ | Address Recognition Output. $\overline{\text { AOUT }}$ drives low after successful chip address recognition. |
| 31 | SCLK | Serial Clock Input |
| 32 | $\overline{\mathrm{CE}}$ | Clock Enable Input. Drive low to enable the serial data interface. |
| 33 | MODE | Serial Interface Mode Select Input. Drive high for Complete Matrix Mode (Mode 1) or drive low for Individual Output Address Mode (Mode 0). |
| 34 | $\overline{\text { RESET }}$ | Asynchronous Reset Input/Output. Drive $\overline{\mathrm{RESET}}$ low to initiate hardware reset. All matrix settings are set to power up defaults and all analog outputs are disabled. Additional power-on-reset delay may be set by connecting a small capacitor from $\overline{R E S E T}$ to DGND. |
| 35 | UPDATE | Update Input. Drive UPDATE low to transfer data from mode registers to the switch matrix. |
| 36 | DIN | Serial Data Input. Data is clocked in on the falling edge of SCLK. |
| 37 | $\mathrm{V}_{\mathrm{DD}}$ | Digital Logic Supply. Bypass $\mathrm{V}_{\text {DD }}$ with a $0.1 \mu \mathrm{~F}$ capacitor to DGND. |
| $\begin{gathered} 48,50,52,54,56,58, \\ 60,62,64,66,68,70 \\ 72,74,78,80 \end{gathered}$ | OUT15-OUTO | Buffered Analog Outputs. Gain is individually programmable for $A V=+1 \mathrm{~V} / \mathrm{V}$ or $\mathrm{A} v=+2 \mathrm{~V} / \mathrm{V}$ through the serial interface. Outputs may be individually disabled (high impedance). On power-up, or assertion of $\overline{\text { RESET, all outputs are disabled. }}$ |
| $\begin{gathered} 49,53,57,61,65,69, \\ 73,79,98 \end{gathered}$ | $V_{\text {EE }}$ | Negative Analog Supply. Bypass each pin with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Connect a single $10 \mu \mathrm{~F}$ capacitor from one $\mathrm{V}_{\mathrm{EE}}$ pin to AGND. |
| 90, 92, 94, 96 | INO-IN3 | Buffered Analog Inputs |

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

Functional Diagram


## Detailed Description

The MAX4355 is a highly integrated $16 \times 16$ nonblocking video crosspoint switch matrix. All inputs and outputs are buffered, with all outputs able to drive standard $75 \Omega$ reverse-terminated video loads.
A 3-wire interface programs the switch matrix and initializes with a single update signal. The unique serial interface operates in one of two modes: Complete Matrix Mode (Mode 1) or Individual Output Address Mode (Mode 0).
In the Functional Diagram, the signal path of the MAX4355 is from the inputs (INO-IN15), through the switching matrix, buffered by the output amplifiers, and presented at the output terminals (OUTO-OUT15). The other functional blocks are the serial interface and control logic. Each of the functional blocks is described in detail below.

## Analog Outputs

The MAX4355 outputs are high-speed voltage feedback amplifiers capable of driving $150 \Omega(75 \Omega$ back-terminated) loads. The gain, $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$, is selectable through programming bit 4 of the serial control word. Amplifier compensation is automatically opti-
mized to maximize the bandwidth for each gain selection. Each output can be individually enabled and disabled through bit 5 of the serial control word. When disabled, the output is high impedance, presenting typically a $4 \mathrm{k} \Omega$ load, and 3 pF output capacitance, allowing multiple outputs to be connected together in building large arrays. On power-up (or asynchronous RESET), all outputs are initialized in the disabled state to avoid output conflicts in large-array configurations. The programming and operation of the MAX4355 is output referred. Outputs are configured individually to connect to any one of the 16 analog inputs, programmed to the desired gain ( $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$ ), or disabled in a high-impedance state.

## Analog Inputs

The MAX4355 offers 16 analog input channels. Each input is buffered before the crosspoint switch matrix, allowing one input to cross-connect to up to 16 outputs. The input buffers are voltage feedback amplifiers with high-input impedance and low-input bias current. This allows the use of very simple input clamp circuits.

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

Table 1. Operation Truth Table

| $\overline{C E}$ | UPDATE | SCLK | DIN | DOUT | MODE | $\overline{\text { AOUT }}$ | RESET | OPERATION/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | X | X | X | 1 | No change in logic. |
| 0 | 1 | $\downarrow$ | $\mathrm{D}_{\mathrm{i}}$ | Di-96 | 1 | 1 | 1 | Data at DIN is clocked on the negative edge of the SCLK into the 96 -bit Complete Matrix Mode register. DOUT supplies original data in 96 SCLK pulses later. |
| 0 | 0 | X | X | X | 1 | 1 | 1 | Data in the serial 96-bit Complete Matrix Mode register is transferred into parallel latches that control the switching matrix. |
| 0 | 1 | $\downarrow$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{D}_{\mathrm{i}}$ | 0 | 1 | 1 | Data at DIN is routed to the Individual Output Address Mode shift register. DIN is also connected directly to DOUT so that all devices on the serial bus may be addressed in parallel. |
| 0 | 0 | X | Di | $\mathrm{D}_{\mathrm{i}}$ | 0 | 0 | 1 | The 4-bit chip address $A_{3}$ to $A_{0}$ is compared to $D_{13}$ to $D_{10}$. If equal, the remaining 10 bits in the Individual Output Address Mode register are decoded, allowing reprogramming for a single output. $\overline{A O U T}$ signals a successful individual matrix update. |
| X | X | X | X | X | X | X | 0 | Asynchronous reset. All outputs are disabled. Other logic remains unchanged. |

## Switch Matrix

The MAX4355 has 256 individual T-switches making a $16 \times 16$ switch matrix. The switching matrix is $100 \%$ nonblocking, which means that any input may be routed to any output. The switch matrix programming is output referred. Each output may be connected to any one of the 16 analog inputs. Any one input can be routed to all 16 outputs with no signal degradation.

## Digital Interface

The digital interface consists of the following pins: DIN, DOUT, SCLK, AOUT, UPDATE, CE, A3-AO, MODE, and RESET. DIN is the serial data input; DOUT is the serial data output. SCLK is the serial data clock that clocks data into the Data Input registers (Figure 2). Data at DIN is loaded at each falling edge of SCLK. DOUT is the data shifted out of the 96-bit Complete Matrix Mode (Mode = 1). DIN passes directly to DOUT when in Individual Output Address Mode ( Mode $=0$ ).

The falling edge of UPDATE latches the data and programs the matrix. When using Individual Output Address Mode, the address recognition output AOUT drives low when control word bits D13 to D10 match the address programming inputs (A3-A0) and UPDATE is low. Table 1 is the operation truth table.

## Programming the Matrix

The MAX4355 offers two programming modes: Individual Output Address Mode and Complete Matrix Mode. These two distinct programming modes are selected by toggling a single MODE pin high or low. Both modes operate with the same physical board layout. This flexibility allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to address immediately and update individual outputs in the matrix.

Individual Output Address Mode ( $M O D E=0$ ) Drive MODE to logic low to select mode 0. Individual outputs are programmed through the serial interface

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

Table 2. 16-Bit Serial Control Word Bit Assignments (Mode 0: Individual Output Address Mode)

| BIT | NAME | FUNCTION |
| :---: | :--- | :--- |
| 0 <br> $($ LSB $)$ | Input Address 0 | LSB of input channel <br> select address |
| 1 | Input Address 1 |  |
| 2 | Input Address 2 |  |
| 3 | Input Address 3 | MSB of input channel <br> select address |
| 4 | Gain Set | Gain Select for output <br> buffer, $0=$ gain of +1 V/V, <br> = gain of +2 V/N |
| 5 | Output Enable | Enable bit for output, 0 $=$ <br> disable, 1 = enable |
| 6 | Output Address B0 | LSB of output buffer <br> address |
| 7 | Output Address B1 |  |
| 8 | Output Address B2 |  |
| 9 | Output Address B3 | MSB of output buffer <br> address |
| 10 | IC Address A0 | LSB of selected chip <br> address |
| 11 | IC Address A1 |  |
| 12 | IC Address A2 |  |
| 13 | IC Address A3 | MSB of selected chip <br> address |
| 14 | X | Don't care |
| 15 |  |  |
| (MSB) | X | Don't care |
| 1 |  |  |

with a single 16-bit control word. The control word consists of two don't care MSBs, the chip address bits, output address bits, an output enable/disable bit, an output gain-set bit, and input address bits (Tables 2 through 6, and Figure 2).
In mode 0, data at DIN passes directly to DOUT through the data routing gate (Figure 3). In this configuration, the 16 -bit control word is simultaneously sent to all chips in an array of up to 16 addresses.

Complete Matrix Mode (MODE =1)
Drive MODE to logic high to select mode 1. A single 96 -bit control word consisting of sixteen 6-bit control words programs all outputs. The 96 -bit control word's

Table 3. Chip Address Programming for 16-Bit Control Word (Mode 0: Individual Output Address Mode)

| IC ADDRESS BIT |  |  |  | ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 <br> (MSB) | A2 | A1 | A0 <br> (LSB) | CHIP <br> ADDRESS <br> (HEX) | CHIP <br> ADDRESS <br> (DECIMAL) |
| 0 | 0 | 0 | 0 | $0 h$ | 0 |
| 0 | 0 | 0 | 1 | 1 h | 1 |
| 0 | 0 | 1 | 0 | $2 h$ | 2 |
| 0 | 0 | 1 | 1 | $3 h$ | 3 |
| 0 | 1 | 0 | 0 | $4 h$ | 4 |
| 0 | 1 | 0 | 1 | $5 h$ | 5 |
| 0 | 1 | 1 | 0 | $6 h$ | 6 |
| 0 | 1 | 1 | 1 | $7 h$ | 7 |
| 1 | 0 | 0 | 0 | $8 h$ | 8 |
| 1 | 0 | 0 | 1 | $9 h$ | 9 |
| 1 | 0 | 1 | 0 | Ah | 10 |
| 1 | 0 | 1 | 1 | Bh | 11 |
| 1 | 1 | 0 | 0 | Ch | 12 |
| 1 | 1 | 0 | 1 | Dh | 13 |
| 1 | 1 | 1 | 0 | Eh | 14 |
| 1 | 1 | 1 | 1 | Fh | 15 |

first 6-bit control word (MSBs) programs output 15, and the last 6 -bit control word (LSBs) programs output 0 (Table 7 and Figures 4 and 5). Data clocked into the 96 -bit Complete Matrix Mode register is latched on the falling edge of UPDATE, and the outputs are immediately updated.

Initialization String
The Complete Matrix Mode (Mode $=1$ ) is convenient to use to program the matrix at power-up. In a large matrix consisting of many MAX4355 devices, all the devices can be programmed by sending a single bit stream equal to $\mathrm{n} \times 96$ bits, where n is the number of MAX4355 devices on the bus. The first 96 -bit data word programs the last MAX4355 in line (see Matrix Programming section).

RESET
The MAX4355 features an asynchronous bidirectional RESET with an internal $20 \mathrm{k} \Omega$ pullup resistor to VDD. When RESET is pulled low, either by internal circuitry, or driven externally, the analog output buffers are latched into a high-impedance state. After RESET is

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 2. Mode 0: Individual Output Address Mode Timing and Programming Example

Table 4. Chip Address A3-A0 Pin Programming

| PIN |  |  |  | ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | $\begin{array}{\|c} \text { CHIP } \\ \text { ADDRESS } \\ \text { (HEX) } \end{array}$ | CHIP ADDRESS (DECIMAL) |
| DGND | DGND | DGND | DGND | Oh | 0 |
| DGND | DGND | DGND | VDD | 1h | 1 |
| DGND | DGND | $V_{D D}$ | DGND | 2 h | 2 |
| DGND | DGND | VDD | VDD | 3 h | 3 |
| DGND | VDD | DGND | DGND | 4h | 4 |
| DGND | VDD | DGND | VDD | 5 h | 5 |
| DGND | VDD | VDD | DGND | 6 h | 6 |
| DGND | VDD | VDD | VDD | 7h | 7 |
| $V_{\text {DD }}$ | DGND | DGND | DGND | 8h | 8 |
| VDD | DGND | DGND | $\mathrm{V}_{\mathrm{DD}}$ | 9 h | 9 |
| VDD | DGND | VDD | DGND | Ah | 10 |
| $V_{\text {DD }}$ | DGND | VDD | VDD | Bh | 11 |
| $V_{D D}$ | VDD | DGND | DGND | Ch | 12 |
| VDD | VDD | DGND | VDD | Dh | 13 |
| VDD | VDD | VDD | DGND | Eh | 14 |
| VDD | VDD | VDD | VDD | Fh | 15 |

Table 5. Output Selection Programming

| OUTPUT ADDRESS BIT |  |  |  | SELECTED OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { B3 } \\ & \text { (MSB) } \end{aligned}$ | B2 | B1 | $\begin{gathered} \text { B0 } \\ \text { (LSB) } \end{gathered}$ |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 3. Serial Interface Block Diagram

Table 6. Input Selection Programming

| INPUT ADDRESS BIT |  |  |  | SELECTED INPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B3 } \\ \text { (MSB) } \end{gathered}$ | B2 | B1 | $\begin{gathered} \text { B0 } \\ \text { (LSB) } \end{gathered}$ |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

Table 7. 6-Bit Serial Control Word Bit Assignments (Mode 1: Complete Matrix Mode)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| $5(\mathrm{MSB})$ | Output <br> Enable | Enable bit for output, <br> $0=$ disable, $1=$ enable |
| 4 | Gain <br> Set | Gain Select for output buffer, $0=$ <br> gain of $+1 \mathrm{~V} / \mathrm{N}, 1=$ gain of $+2 \mathrm{~V} / \mathrm{N}$ |
| 3 | Input <br> Address 3 | MSB of input channel select <br> address |
| 2 | Input <br> Address 2 |  |
| 1 | Input <br> Address 1 |  |
| 0 (LSB) | Input <br> Address 0 | LSB of input channel select <br> address |

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 4. 6-Bit Control Word and Programming Example (Mode 1: Complete Matrix Mode Programming)


Figure 5. Mode 1: Complete Matrix Mode Programming

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

released, the output buffers remain disabled. The outputs may be enabled by sending a new 96-bit data word or a 16-bit individual output address word. A reset is initiated from any of three sources. RESET can be driven low by external circuitry to initiate a reset, or $\overline{R E S E T}$ can be pulled low by internal circuitry during power-up (power-on reset) or thermal shutdown.
Since driving $\overline{R E S E T}$ low only clears the output buffer enable bit in the matrix control latches, RESET can be used to disable all outputs simultaneously. If no new data has been loaded into the 96-bit complete matrix mode register, a single UPDATE restores the previous matrix control settings.

## Power-On Reset

The power-on reset ensures all output buffers are in a disabled state when power is initially applied. A VDD voltage comparator generates the power-on reset. When the voltage at VDD is less than 2.5 V , the power-on-reset comparator pulls $\overline{\text { RESET }}$ low through internal circuitry. As the digital supply voltage ramps up crossing 2.5V, the MAX4355 holds RESET low for 40ns (typ). Connecting a small capacitor from RESET to DGND extends the power-on-reset delay. See RESET Delay vs. RESET Capacitance in the Typical Operating Characteristics.

## Thermal Shutdown

The MAX4355 features thermal shutdown protection with temperature hysteresis. When the die temperature exceeds $+150^{\circ} \mathrm{C}$, the MAX4355 pulls RESET low, disabling the output buffers. When the die cools by $20^{\circ} \mathrm{C}$, the RESET pulldown is deasserted, and output buffers remain disabled until the device is programmed again.

## Applications Information

## Building Large Video-Switching Systems

The MAX4355 can be easily used to create larger switching matrices. The number of ICs required to implement the matrix is a function of the number of input channels, the number of outputs required, and whether the array needs to be nonblocking. The most straightforward technique for implementing nonblocking matrices is to arrange the building blocks in a grid. The inputs connect to each vertical bank of devices in parallel with the other banks. The outputs of each building block in a vertical column connect together in a wired-OR configuration. Figure 6 shows a 128 -input, 32 -output, nonblocking array using the MAX4355 $16 \times$ 16 crosspoint devices.
The wired-OR connection of the outputs shown in the diagram is possible because the outputs of the IC devices can be placed in a disabled or high-imped-
ance output state. This disable state of the output buffers is designed for a maximum impedance vs. frequency while maintaining a low-output capacitance. These characteristics minimize the adverse loading effects from the disabled outputs. Larger arrays are constructed by extending this connection technique to more devices.

Driving a Capacitive Load Figure 6 shows an implementation requiring many out-
where oach outputbuthe impedance, but also the disabled impedance of all the other outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of all the disabled outputs and is a function of the size of the matrix. Also, as the size of the matrix increases, the length of the PC board traces increases, adding more capacitance. The output buffers have been designed to drive more than 30pF of capacitance while still maintaining a good AC response. Depending on the size of the array, the capacitance seen by the output can exceed this amount. There are several ways to improve the situation. The first is to use more building-block crosspoint devices to reduce the number of outputs that need to be wired together (Figure 7).
In Figure 7, the additional devices are placed in a second bank to multiplex the signals. This reduces the number of wired-OR connections. Another solution is to put a small resistor in series with the output before the capacitive load to limit excessive ringing and oscillations. Figure 8 shows the graph of the Optimal Isolation Resistor vs. Capacitive Load. A lowpass filter is created from the series resistor and parasitic capacitance to ground. A single R-C does not affect the performance at video frequencies, but in a very large system there may be many R-Cs cascaded in series. The cumulative effect is a slight rolling off of the high frequencies causing a "softening" of the picture. There are two solutions to achieve higher performance. One way is to design the PC board traces associated with the outputs such that they exhibit some inductance. By routing the traces in a repeating "S" configuration, the traces that are nearest each other exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at higher frequencies, offsetting the rolloff from the parasitic capacitance. Another solution is to add a small-value inductor to the output.

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 



Figure 6. $128 \times 32$ Nonblocking Matrix Using $16 \times 16$ Crosspoint Devices

Crosstalk Signal and Board Routing Issues
Improper signal routing causes performance problems such as crosstalk. The MAX4355 has a typical crosstalk rejection of -62 dB at 6 MHz . A bad PC board layout degrades the crosstalk rejection by 20dB or more. To achieve the best crosstalk performance:

1) Place ground isolation between long critical signal PC board trace runs. These traces act as a shield to potential interfering signals. Crosstalk can be degraded by parallel traces as well as directly above and below on adjoining PC board layers.
2) Maintain controlled-impedance traces. Design as many of the PC board traces as possible to be $75 \Omega$ transmission lines. This lowers the impedance of the traces, reducing a potential source of crosstalk. More power is dissipated due to the output buffer driving a lower impedance.
3) Minimize ground-current interaction by using a good ground plane strategy.
In addition to crosstalk, another key issue of concern is isolation. Isolation is the rejection of undesirable feedthrough from input to output with the output disabled. The MAX4355 achieves a -110 dB isolation at 6 MHz by selecting the pinout configuration such that the inputs and outputs are on opposite sides of the package. Coupling through the power supply is a function of the quality and location of the supply bypassing. Use appropriate low-impedance components and locate them as close as possible to the IC. Avoid routing the inputs near the outputs.


Figure 7. $64 \times 16$ Nonblocking Matrix with Reduced Capacitive Loading

## Power-Supply Bypassing

The MAX4355 operates from a single +5 V or dual $\pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supplies. For single-supply operation, connect all $\mathrm{V}_{\mathrm{EE}}$ pins to ground and bypass all power-supply pins with a $0.1 \mu \mathrm{~F}$ capacitor to ground. For dual-supply systems, bypass all supply pins to ground with $0.1 \mu \mathrm{~F}$ capacitors.

Power in Large Systems
The MAX4355 has been designed to operate with split supplies down to $\pm 3 \mathrm{~V}$ or a single supply of +5 V . Operating at the minimum supply voltages reduces the

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

power dissipation by as much $40 \%$ to $50 \%$. At +5 V , the MAX4355 consumes 195 mW ( $0.76 \mathrm{~mW} /$ point).

## Driving a PC Board Interconnect or a Cable (Av = +1 V/V or +2V/V)

The MAX4355 output buffers can be programmed to either $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$. The $+1 \mathrm{~V} / \mathrm{V}$ configuration is typically used when driving a short-length (less than 3 cm ), high-impedance "local" PC board trace. To drive a cable or a $75 \Omega$ transmission line trace, program the gain of the output buffer to $+2 \mathrm{~V} / \mathrm{V}$ and place a $75 \Omega$ resistor in series with the output. The series termination resistor and the $75 \Omega$ load impedance act as a voltagedivider that divides the video signal in half. Set the gain to $+2 \mathrm{~V} / \mathrm{V}$ to transmit a standard 1 V video signal down a cable. The series $75 \Omega$ resistor is called the back-match, reverse termination, or series termination. This $75 \Omega$ resistor reduces reflections, and provides isolation, increasing the output-capacitive-driving capability.

## Matrix Programming

The MAX4355's unique digital interface simplifies programming multiple MAX4355 devices in an array. Multiple devices are connected with DOUT of the first device connecting to DIN of the second device, and so on (Figure 9). Two distinct programming modes, individual output address mode ( $\mathrm{MODE}=0$ ) and complete matrix mode (MODE $=1$ ), are selected by toggling a single MODE control pin high or low. Both modes operate with the same physical board layout. This allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to address immediately and update individual locations in the matrix.

## Individual Output Address Mode (Mode 0)

In Individual Output Address Mode, the devices are connected in a serial bus configuration, with the data routing gate (Figure 3) connecting DIN to DOUT, making each device a virtual node on the serial bus. A single 16-bit control word is sent to all devices simultaneously. Only the device with the corresponding chip address responds to the programming word, and updates its output. In this mode, the chip address is set through hardware pin strapping of A3-A0. The host then communicates with the device by sending a 16-bit word consisting of 2 don't care MSB bits, 4 chip address bits, and 10 bits of data to make the word exactly 2 bytes in length. The 10 data bits are broken down into 4 bits to select the output to be programmed; 1 bit to set the output enable; 1 bit to set gain; and 4 bits to select the input to be connected to that output. In this method, the matrix is programmed one output at a time.


Figure 8. Optimal Isolation Resistor vs. Capacitive Load

## Complete Matrix Mode (Mode 1)

In Complete Matrix Mode, the devices are connected in a daisy-chain fashion where $n \times 96$ bits are sent to program the entire matrix, and where $\mathrm{n}=$ the number of MAX4355 devices connected in series. This long data word is structured such that the first bit is the LSB of the last device in the chain and the last data bit is the MSB of the first device in the chain. The total length of the data word is equal to the number of crosspoint devices to be programmed in series times 96 bits per crosspoint device. This programming method is most often used at startup to initially configure the switching matrix.
+5V Single-Supply Operation with
$A v=+1 V / V$ and $+2 V / V$
The MAX4355 guarantees operation with single +5 V supply and gain of $+1 \mathrm{~V} / \mathrm{V}$ for standard video input signals (1Vp-p). To implement a complete video matrix switching system capable of gain $=+2 \mathrm{~V} / \mathrm{V}$ while operating with +5 V single supply, combine the MAX4355 crosspoint switch with Maxim's low-cost, high-performance video amplifiers optimized for single +5 V supply operation (Figure 10). The MAX4450 single and MAX4451 dual op amps are unity-gain-stable devices that combine high-speed performance with Rail-toRail ${ }^{\circledR}$ outputs. The common-mode input voltage range extends beyond the negative power-supply rail (ground in single-supply applications). The MAX4450 is available in the ultra-small 5-pin SC70 package, while the MAX4451 is available in a space-saving 8-pin SOT23. The MAX4383 is a quad op amp available in a 14-pin

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

## $16 \times 16$ Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 9. Matrix Mode Programming


Figure 10. Typical Single +5 V Supply Application

TSSOP package. The MAX4380/MAX4381/MAX4382 and MAX4384 offer individual high-impedance output disable making these amplifiers suitable for wired-OR connections.

# 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

Pin Configuration


## 16 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



NDTES:

1. ALL DIMENSIONING AND tQLERANCING CONFGRM TI ANSI Y14.5-1982.
2. datum plane mlocated at mgld parting line and coincident with LEAD, WHERE LEAD EXITS PLASTIC BGDY AT battam af parting line.
3. DIMENSIDNS DI AND E1 DO NOT INCLUDE MOLD PROTRUSION.

ALLOWABLE MILD PRITRUSION IS 0.254 MM $\mathbb{C N}$ DI AND E1 DIMENSIONS.
4. the tap af package is smaller than the bottam DF PACKAGE BY 0.15 MILLIMETERS.
5. DIMENSION $b$ DDES NDT INCLUDE DAMBAR PRDTRUSIDN. ALLOWABLE DAMBAR PRDTRUSION SHALL BE 0.08 mm TOTAL IN EXCESS aF THE b DIMENSIDN AT MAXIMUM MATERIAL CINDITIDN.
6. CONTRQLLING DIMENSION: MILLIMETER
7. THis qutline conforms to jedec publication 95 registration MD-136.
B. LEADS SHALL BE CIPLANAR WITHIN .004 Inch.


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

